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A. EXPANDED INSTRUCTION CODE FOR THE TX-0 COMPUTER
The capability of the TX-0 computer has been enlarged through the addition of
an index register and appropriate new instruction codes. The new system organ-
ization of the TX-0 is shown in Fig. XXI-1. The unique operate instruction of
the TX-0 has been given more flexibility as shown in Charts 1 and 2. The set
of addressable instructions has been enlarged from the original three to the twenty-
three shown in Chart 3.
Fig. XXI-1. TX-0 system organization.






MBR: Memory Buffer Register
C(AC): "Contents of AC"
-- : "Replaces"
-x or x: Complement of x
A : Intersect; and; logical product
v : Union; inclusive or; logical sum
e: Partial add; inequivalence; exclusive or
mod n: Modulo n; y = x mod n means x = kn + y for some integer k, 0 < k < n - 1.
Addition in the Accumulator is
14-bit, ones complement.
18-bit, ones complement. Index addition is
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x y xAy xvy xGy x or-x
0 0 0 0 0 1
0 1 0 1 1 1
1 0 0 1 1 0
1 1 1 1 0 0
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Chart 1. TX-0 Operate Instruction Micro Orders
Instruction Bits
Instruction bits 0 and 1 must be one for all operate instructions. The bit combina-
tions associated with the symbols cause the corresponding actions in Chart 3 to occur
in the time sequence indicated above. Bits 4 through 8 of operate instructions are used
for in-out functions.
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Chart 2. TX-0 Operate Instruction Micro Orders
MNEMONIC ACTION SYMBOLIC DESCRIPTION
CLA CLear AC 0-)C(AC)
AMB transfer AC contents to MBR C(AC)--C(MBR)
XMB transfer XR contents to MBR C(XR) bits 5-17--C(MBR) bits 5-17.
C(XR) bit 4-*C(MBR) bits 0-4.
MBL transfer MBR contents to LR C(MBR)-)C(LR)
LMB transfer LR contents to MBR. C(LR)--C(MBR)
Note: LMB and MBL, if used
simultaneously, inter-
change C(LR) and C(MBR).
MBX transfer MBR contents to XR C(MBR)5-1 7 -C(XR)5- 1 7
C(MBR)O-C (XR) 4
CYR CYcle AC contents Right one C(AC)i--)C(AC)
binary position. (AC bit
17 goes to AC bit 0) i = 0, 1, . . . , 17
j = (i+l) mod 18
SHR SHift AC contents Right one C(AC)i-C(AC)i 1
--inary position (AC bit 0 +
is unchanged, bit 17 is i = 0, 1, 2, . . . 16
lost)
ANB ANd (logical product) LR into C(LR)AC(MBR)--C(MBR)
MBR.
ORB OR (logical sum) LR contents C(LR)vC(MBR)-?C(MBR)
into MBR.
COM COMplement AC -C(AC)---C (AC)
PAD Partial ADd MBR to AC (for C(MBR)6C(AC)--C(AC)
each MBR one, complement
the corresponding AC bit.)
CRY A CarRY digit is a ONE if in CRY[C(AC), C(MBR)] = C(AC)EC--AC.
the next least significant = [C(MBR) C(AC)
digit, either AC = 0 and Ci j J
MBR = 1, or AC = 1 and carry V [C AC(AC) ]
digit = 1. The carry digits j J
so determined are partial ad- = 0, 1 17
ded to the AC by CRY. PAD
and CRY used tjgether give a j = (i+l) mod 18.
full one's complement addi- CRY [C(AC) C(MBR), C(MBR)]
tion of C(MBR) to C(AC). CRY C(AC ) +CR, C(MBR)- (AC)  C(MBR)
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Chart 3. TX-0 Addressable Instructions
(A) STORE CLASS
OCTAL VALUE OPERATION SYMBOLIC DESCRIPTION
000000 + y Store C(AC)-4C(y)
Place the contents of AC in register y.
The previous contents of y are destroyed.
Contents of AC remain unchanged.
STX y 020000 + y Store AC, Indexed C(AC)--4C(y+C(XR))
2 cycles
SXA y 040000 + y Store Index in C(XR) 5 _1 7 -C(y) 5 1 7
Address
Store the digits of the index register in
the address portion of register y. The sign
of XR is ignored. The contents of XR are
unchanged. Bits 0 through 4 of register y
are unchanged.
ADO y 060000 + y Add One C(y) + 1-+C(AC)
Add One to the contents of memory regis-
ter y and leave the results in the accumu-
lator and register y.
SLR y 100000 + y Store Live C(LR)-+C(y)
Register
The contents of LR are placed in regis-
ter y. The previous contents of y are
destroyed. Contents of LR are unchanged.
SLX y 120000 + y Store LR, Inded C(LR)-->C(y+C(XR))
STZ y 140000 + y Store Zero O-+C(y)
Clear register y to plus zero.
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(B) ADD CLASS
MNEMONIC OCTAL VALUE OPERATION SYMBOLIC DESCRIPTION
ADD y 200000 + y Add C(y) + C(AC)--C(AC)
Add the contents of register y to
AC. Contents of y are unchanged.
ADX y 220000 + y Add, indexed. C(y+C(XR)) + C(AC)
-- C(AC)
LDX y 240000 + y Load Index C(y) -- C(XR)5- 7 5-17
Load the index register from bit 0 C(y) 0---- C(XR)4
and bits 5 through 17 of register yo The
contents of y are unchanged.
AUX y 260000 t y Augment Index C(Y)0 ,5_1 7 + C(XR)
The contents of memory register y are
added to XR. The fourteen bit number ad- -- C(XR)
ded consists of bit 0 and bits 5 thrcugh
17 of register y. Addition is ones' com-
plement on 14 bit numbers.
LLR y 300000 + y Load Live Register C(y)--+C(LR)
The contents of register y replace the
previous contents of LR. Contents of y
are unchanged. Previous c ntents of LR
are destroyed.
LLX y 320000 + y Load LF, indexed C(y+C(XR))--C(LR)
LDA y 340000 + y Load Accumulator C(y)--+(AC)
The contents of register y replace the
previous contents of the AC. Contents of
y are unchanged. Previous contents of the
AC are destroyed.
LAX y 360000 + y Load Accumulator, C(y+C(XR))--C(AC)
Indexed
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(C) TRANSFER CLASS
MNEMONIC OCTAL VALUE OPERATION CONDTmTONS AND SYMBOLIC DESCRIPTION
y-C(PC) c ( PC ) +1--C ( PC)
TRN y 400000 + y Transfer on C(AC)O = 1 C(AC)0 
= 0
Negative AC
If the AC bit 0 is a one, take
next instruction from register y.
Otherwise, take next instruction
in sequence.
TZE y 420000 + y Transfer on C(AC) = +0 C(AC) / +0,
Zero or and
If the contents of the accumula- C(AC) = -0 C(AC) / -0
tor are either plus zero or minus
zero, the next instruction is
taken from register y. If the ac-
cumulator contents are not plus or
minus zero, the next instruction
in sequence will be executed.
TSX y 440000 + y Transfer and Always; Never
Set Index
C (PC )-+C (XR)5_-17
The next instruction is taken
from register y and the address of 0o-C(XR)4
the register following the TSX in-
struction is placed in the index
register.
TIX y 460000 Transfer and C(X.) / +0 and C(XR) = +0 or
Index C(XR) / -0 C(XR) -0
If the index register contains
plus or minus zero, perform the
next instruction in sequence with- If C(XR)4 = 1,
out changing the contents of the
index register. If the index reg- C(XR)+-C(XR);
ister contains a non-zero positive
number, its contents are reduced
by one and the next instruction is If C(XR)4 = 0,
taken from register y. If the in-
dex register contains a non-zero -[-C(XR)+1]
negative number, its contents are 
-4 C(XR)
increased by one and the next in-
struction is taken from register
y. A zero result will have the
same sign as the initial contents
of the index register.
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MNEMONIC OCTAL VALUE OPERATION CONDITIONS AND SYMBOLIC DESCRIPTION
y->C(PC) C(PC)+l-C(PC)
Timing: 1 cycle Timing: 2 cycles
TRA y 500000 + y Transfer Always Never
The next instruction is taken
from register y.
TRX y 520000 + y Transfer, Always Never
indexed. y+C(XR)-C(PC)
TLV y 540000 + y Transfer on External
external level = 0 volts External
Level level = -3 volts
This instruction provides a
means of testing an external
condition, provided said condi-
tion can provide a 0 or -3 volt
level at the in-out panel connec-
tion labeled TLV.
TPL y 560000 + y Transfer on C(LR) o = 0 C(LR)o = 1
Positive Live
Register
If LR sign is positive, take
the next instruction from reg-
ister y; otherwise, take the
next sequential instruction.
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